

**AMENDMENTS TO THE SPECIFICATION**

**Please replace the second full paragraph on page 8 with the following new paragraph:**

A1 The ALECPU 21 configures the TIU 22 and SIU 25 to operate at a user specified interface rate. In addition, the ALECPU receives and collects performance monitoring data is ~~listing~~ listed in Table 1 concerning the Terrestrial Transmit (TT) 27 and Satellite Receive (SR) 28 30 streams from the TIU 22 and SIU 25, respectively. Moreover, the ALECPU 21 software and hardware includes debug capabilities such as writing specific patterns to system memories (not shown), checking system memory integrity and access to internal registers through an Operator Console (not shown). The ALECPU has the capability to communicate with the Operator Console over a serial link or an Ethernet.

**Please replace the first full paragraph on page 19 with the following new paragraph:**

A2 Similar to the Header Frame Structure, the payload of the ATM cells is also protected by assembling them in a frame called the Payload Frame via the Frame Assembler 41 in Encoder 23. Figure 5 illustrates an exemplary embodiment of a Payload Frame according to the present invention as embodied in a DS3 rate (44.736 Mbps) wireless link. The Payload Frame is formed from the payloads of the 121 ATM cells and occupy 5808 bytes (48 bytes/cell x 121 cells). These cell payloads are arranged in a matrix of 242 columns by 24 rows. Every ATM cell payload of 48 bytes occupies two columns and is spread over all the rows. The first 24 bytes of the payload are arranged in a first column allocated to it and the next 24 bytes in a second column allocated to it. Each row of the Payload Frame thus contains 242 bytes to which are

AMENDMENT UNDER 37 C.F.R. § 1.111  
U.S. Application No.: 09/462,895

A2 added 4 bytes of Payload Error Correction Code (RECC). These bytes of PECC are arranged in 4 columns and 24 rows. The 4 bytes of PECC for every row are generated by the RSEncoder 42 in Encoder 23 using the Reed Solomon coding scheme. Although the payloads of individual ATM cells have no error correction capability built into them, the frame structure of Figure 3 5 is designed to provide the payloads with error correction capability through the PECC.

---